Physical Implementation Experience

  • CMOS 40-nm up to 10-M gates